fanwuyang/ence260-othello
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Ensure TXC1 is clear

Browse Source
This commit is contained in:
Michael Hayes
2013-10-09 14:21:21 +13:00
parent 7197f66d8d
commit f8fd547dfb
2 changed files with 6 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
drivers/avr/usart1.c
+5 -1
View File
@@ -64,13 +64,17 @@ usart1_write_finished_p (void)
/** Write character to USART1. This blocks until the character can be /** Write character to USART1. This blocks until the character can be
written into transmit register. */ written into the transmit register. */
void void
usart1_putc (char ch) usart1_putc (char ch)
{ {
while (!usart1_write_ready_p ()) while (!usart1_write_ready_p ())
continue; continue;
/* Write a 1 to the TXC1 bit to clear it! It will be set when the
data is shifted out of the transmit shift register. */
UCSR1A |= BIT (TXC1);
UDR1 = ch; UDR1 = ch;
} }
drivers/avr/usart1.h
+1 -1
View File
@@ -44,7 +44,7 @@ usart1_write_finished_p (void);
/** Write character to USART1. This blocks until the character can be /** Write character to USART1. This blocks until the character can be
written into transmit register. */ written into the transmit register. */
void void
usart1_putc (char ch); usart1_putc (char ch);